- 1. (Currently Amended) A micromirror device comprising: a reflecting element that can be deflected into at least 2 states; and a support structure other than a post for supporting said reflecting element, said support structure comprising at least 1 wall, wherein said support structure is sufficient to support said reflecting element and said support structure is in direct contact with said reflecting element.
- 2. (Original) The device of claim 1, wherein said reflecting element comprises at least 1 metallic layer.
- 3. (Original) The device of claim 1, wherein said reflecting element comprises at least 1 semiconductor layer.
- 4. (Original) The device of claim 1, wherein said reflecting element comprises a plurality of dielectric layers.
- 5. (Original) The device of claim 1, wherein the reflective surface of said reflecting element is substantially planar with neither depressions nor protrusions.
- 6. (Original) The device of claim 1, wherein the reflective surface of said reflecting element has no outer edges that are perpendicular to the projection of the incident light propagation vector onto the plane of said reflective surface.
- 7. (Original) The device of claim 1, wherein said at least 1 wall is oriented such that the angle between the projection of the incident light propagation vector onto the plane of the reflective surface of said reflecting element and a wall segment of said at least 1 wall is between 0° and 75°.
- 8. (Currently Amended) The device of claim [1]  $\underline{7}$ , wherein said angle is between  $0^{\circ}$  and  $60^{\circ}$ .
- 9. (Currently Amended) The device of claim [1]  $\underline{7}$ , wherein said angle is between  $0^{\circ}$  and  $45^{\circ}$ .
- 10. (Currently Amended) The device of claim 1, wherein said at least 1 wall is contained in a layer that is separate from the layer that contains said reflecting element comprising: a first layer that contains said support structure; and a second layer that contains said reflecting element.
- 11. (Original) The device of claim 1, wherein said support structure comprising at least 1 wall comprises a material selected from the group consisting of: polycrystalline silicon, monocrystalline silicon, amorphous silicon, Al, Al alloy, Mo, W, TiSi<sub>2</sub>, WSi<sub>2</sub>, CoSi<sub>2</sub>, Ti:W, TiN, and Cu.
- 12. (Original) The device of claim 11, wherein said polycrystalline silicon is doped.

- 13. (Original) The device of claim 11, wherein said monocrystalline silicon is doped.
- 14. (Currently Amended) A micromirror device comprising:
- a reflecting element that can be deflected into at least 2 states;
- a support structure other than a post for supporting said reflecting element, said support structure comprising at least 1 wall, wherein said support structure is in direct contact with said reflecting element; and
- a deformable element that is connected to said support structure.
- 15. (Original) The device of claim 14, wherein said deformable element is a torsion hinge.
- 16. (Original) The device of claim 14, wherein said deformable element comprises a crystalline semiconductor material.
- 17. (Original) The device of claim 16, wherein said crystalline semiconductor material is selected from the group consisting of polycrystalline silicon and monocrystalline silicon.
- 18. (Original) The device of claim 16, wherein said crystalline semiconductor material is doped.
- 19. (Currently Amended) A micromirror device comprising:
- a reflecting element that can be deflected into at least 2 states;
- a 1st support structure other than a post for supporting said reflecting element, said 1st support structure comprising at least 1 wall, wherein said 1st support structure is sufficient to support said reflecting element and said 1st support structure is in direct contact with said reflecting element;
- a torsion hinge that is connected to said 1st support structure; and
- a 2nd set of support structures that is different than said 1st support structure for supporting said torsion hinge, said 2nd set of support structures defining an axis of rotation of said torsion hinge.
- 20. (Original) The device of claim 19, wherein each of said 2nd set of support structures comprises at least 1 portion for limiting the deflection of said reflecting element.
- 21. (Original) The device of claim 19, wherein said 2nd set of support structures comprises support structures selected from the group consisting of: triangular structures, polygonal structures, walls, elliptical structures, and circular structures.
- 22. (Original) The device of claim 19, wherein said 2nd set of support structures comprises a material selected from the group consisting of: polycrystalline silicon, monocrystalline silicon, amorphous silicon, Al, Al alloy, Mo, W, TiSi<sub>2</sub>, WSi<sub>2</sub>, CoSi<sub>2</sub>, Ti:W, TiN, and Cu.
- 23. (Original) The device of claim 22, wherein said polycrystalline silicon is doped.

- 24. (Original) The device of claim 22, wherein said monocrystalline silicon is doped.
- 25. (Original) The device of claim 19, wherein said torsion hinge comprises a crystalline semiconductor material.
- 26. (Original) The device of claim 25, wherein said crystalline semiconductor material is selected from the group consisting of polycrystalline silicon and monocrystalline silicon.
- 27. (Original) The device of claim 25, wherein said crystalline semiconductor material is doped.
- 28. (Currently Amended) A micromirror device comprising: a reflecting element that can be deflected into at least 2 states:
- a 1st support structure <u>other than a post</u> for supporting said reflecting element, said <u>1st</u> support structure comprising at least 1 wall, <u>wherein said 1st support structure is sufficient to support said reflecting element and said 1st support structure is in direct contact with said reflecting element;</u>
- a deformable element that is connected to said 1st support structure;
- a 2nd set of support structures that is different than said 1st support structure for supporting said deformable element; and
- a base layer for supporting said 2nd set of support structures, said base layer having a 1st surface and a 2nd surface, with said 1st surface facing said reflecting element.
- 29. (Original) The micromirror device of claim 28, wherein said base layer comprises a crystalline semiconductor material.
- 30. (Original) The micromirror device of claim 29, wherein said crystalline semiconductor material is selected from the group consisting of polycrystalline silicon and monocrystalline silicon.
- 31. (Original) The device of claim 28, wherein said base layer additionally comprises addressing electrodes for actuating said reflecting element.
- 32. (Original) The device of claim 28, wherein said base layer additionally comprises addressing electrodes for actuating said deformable element.
- 33. (Original) The device of claim 28, wherein said base layer additionally comprises control circuitry.
- 34. (Original) The device of claim 33, wherein said control circuitry is disposed on said 1st surface of said base layer.
- 35. (Original) The device of claim 33, wherein said control circuitry is disposed on said 2nd surface of said base layer.
- 36. (Original) The device of claim 33, wherein said control circuitry is selected from the

group consisting of: CMOS circuits, NMOS circuits, PMOS circuits, bipolar transistor circuits, BiCMOS circuits, DMOS circuits, HEMT circuits, amorphous silicon thin film transistor circuits, polysilicon thin film transistor circuits, SiGe transistor circuits, SiC transistor circuits, GaN transistor circuits, GaAs transistor circuits, InP transistor circuits, CdSe transistor circuits, organic transistor circuits, and conjugated polymer transistor circuits.

- 37. (Withdrawn) A method of fabricating a micromirror device, comprising the steps of: providing a 3-layer substrate, comprising a 1st bottom layer, a 2nd intermediate layer, and a 3rd top layer; patterning said 3rd top layer to form a deformable element; forming a 1st set of support structures for said deformable element; removing at least a portion of said 2nd intermediate layer to form a gap between said deformable element and said 1st layer; forming a 2nd support structure comprising at least 1 wall on said deformable element; depositing at least 1 reflecting layer, such that it is supported by said 2nd support structure comprising at least 1 wall; and patterning said at least 1 reflecting layer to form a reflecting element.
- 38. (Withdrawn) The method of claim 37, wherein said 3-layer substrate is a silicon-on-insulator (SOI) substrate and said 1st bottom layer is a handle wafer, said 2nd intermediate layer is a buried silicon oxide layer, and said 3rd top layer is a silicon layer.
- 39. (Withdrawn) The method of claim 38, wherein said 3rd top layer is an epitaxial silicon layer.
- 40. (Withdrawn) The method of claim 37, wherein said 1st set of support structures for said deformable element comprises a material selected from the group of consisting of: polycrystalline silicon, monocrystalline silicon, amorphous silicon, Al, Al alloy, Mo, W, TiSi<sub>2</sub>, WSi<sub>2</sub>, CoSi<sub>2</sub>, Ti:W, TiN, and Cu.
- 41. (Withdrawn) The method of claim 40, wherein said polycrystalline silicon is doped.
- 42. (Withdrawn) The method of claim 40, wherein said monocrystalline silicon is doped.
- 43. (Withdrawn) The method of claim 37, wherein said deformable element comprises a crystalline semiconductor material.
- 44. (Withdrawn) The method of claim 43, wherein said crystalline semiconductor material is selected from the group consisting of polycrystalline silicon and monocrystalline silicon.
- 45. (Withdrawn) The method of claim 43, wherein said crystalline semiconductor material is doped.
- 46. (Withdrawn) The method of claim 37, wherein said deformable element is a torsion hinge.

- 47. (Withdrawn) The method of claim 37, wherein said 2nd support structure for said reflecting element comprises a material selected from the group of consisting of: polycrystalline silicon, monocrystalline silicon, amorphous silicon, Al, Al alloy, Mo, W, TiSi<sub>2</sub>, WSi<sub>2</sub>, CoSi<sub>2</sub>, Ti:W, TiN, and Cu.
- 48. (Withdrawn) The method of claim 47, wherein said polycrystalline silicon is doped.
- 49. (Withdrawn) The method of claim 47, wherein said monocrystalline silicon is doped.
- 50. (Withdrawn) The method of claim 37, wherein said at least 1 reflecting layer comprises at least 1 metallic layer.
- 51. (Withdrawn) The method of claim 37, wherein said at least 1 reflecting layer comprises at least 1 semiconductor layer.
- 52. (Withdrawn) The method of claim 37, wherein said at least 1 reflecting layer comprises a plurality of dielectric layers.
- 53. (Withdrawn) The method of claim 37, additionally comprising the step of providing a substantially planar surface for the deposition of said at least 1 reflecting layer.
- 54. (Withdrawn) The method of claim 37, additionally comprising the step of planarizing the reflecting surface of said reflecting element.
- 55. (Withdrawn) The method of claim 54, wherein said step of planarization comprises a chemical mechanical polishing (CMP) step.
- 56. (Withdrawn) The method of claim 37, additionally comprising the step of planarizing the reflecting surface of said at least 1 reflecting layer.
- 57. (Withdrawn) The method of claim 56, wherein said step of planarization comprises a chemical mechanical polishing (CMP) step.
- 58. (Withdrawn) The method of claim 37, additionally comprising the step of forming at least 1 addressing electrode.
- 59. (Withdrawn) The method of claim 37, additionally comprising the step of forming control circuitry.
- 60. (Withdrawn) The method of claim 59, wherein said control circuitry is formed on said 1st bottom layer.
- 61. (Withdrawn) The method of claim 59, wherein said step of forming control circuitry comprises a step of fabricating circuits selected from the group consisting of: CMOS circuits, NMOS circuits, PMOS circuits, bipolar transistor circuits, BiCMOS circuits, DMOS circuits, HEMT circuits, amorphous silicon thin film transistor circuits,

polysilicon thin film transistor circuits, SiGe transistor circuits, SiC transistor circuits, GaN transistor circuits, GaAs transistor circuits, InP transistor circuits, CdSe transistor circuits, organic transistor circuits, and conjugated polymer transistor circuits.